From 8b1be8c3cba8987e9993619b46e59039ef3d6560 Mon Sep 17 00:00:00 2001
From: Tang Linjie <tanglinjie@cug.edu.cn>
Date: 星期六, 30 十一月 2024 13:05:39 +0800
Subject: [PATCH] feat: speed up fbank's lfr (#2246)
---
examples/industrial_data_pretraining/ct_transformer_streaming/demo.py | 2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diff --git a/examples/industrial_data_pretraining/ct_transformer_streaming/demo.py b/examples/industrial_data_pretraining/ct_transformer_streaming/demo.py
index c27a73b..42e0b9b 100644
--- a/examples/industrial_data_pretraining/ct_transformer_streaming/demo.py
+++ b/examples/industrial_data_pretraining/ct_transformer_streaming/demo.py
@@ -13,6 +13,6 @@
cache = {}
for vad in vads:
rec_result = model.generate(input=vad, cache=cache)
- rec_result_all += rec_result[0]['text']
+ rec_result_all += rec_result[0]["text"]
print(rec_result_all)
--
Gitblit v1.9.1